View ISL84582IVZ-T_4849193.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 ? fn6213.3 isl84582 low-voltage, single and dual supply, differential 4-to-1 multiplexer the intersil isl84582 device is made of precision, bi-directional, analog switches configured as a differential 4-channel multiplexer/demultiplexer. it is designed to operate from a single +2v to +12v supply or from a 2v to 6v dual supplies. the device has an inhibit pin to simultaneously open all signal paths. on-resistance of 39 with a 5v supply and 125 with a single +3.3v supply. each switch can handle rail-to-rail analog signals. the off-leakage current is only 0.02na at +25c or 0.2na at +85c . all digital inputs have 0.8v to 2.4v logic thresholds, ensuring ttl/cmos logic compatibility wh en using a single 3.3v or +5v supply or dual 5v supplies. the isl84582 is a differential 4-to-1 multiplexer device. table 1 summarizes the performance of this part. related literature ? technical brief tb363 ?guidelines for handling and processing moisture sensitive surface mount devices (smds)? ? application note an557 ?recommended test procedures for analog switches? ? application note an520 ?cmos analog multiplexers and switches; specifications and application considerations.? ? application note an1034 ?analog switch and multiplexer applications? features ? pb-free (rohs compliant) ? fully specified at 3.3v, 5v, 5v, and 12v supplies for 10% tolerances ? on-resistance (r on ), v s = 4.5v . . . . . . . . . . . . . . . . 44 ? on-resistance (r on ), v s = +3v . . . . . . . . . . . . . . . . 175 ?r on matching between channels, v s = 5v . . . . . . . . . <2 ? low charge injection, v s = 5v . . . . . . . . . . . . . 1pc (max) ? single supply operation. . . . . . . . . . . . . . . . . . . +2v to +12v ? dual supply operation . . . . . . . . . . . . . . . . . . . . . 2v to 6v ? low power consumption (p d ) . . . . . . . . . . . . . . . . . . . .<3w ? fast switching action (v s = +5v) -t on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43ns -t off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20ns ? guaranteed max off-leakage . . . . . . . . . . . . . . . . . . . 2.5na ? guaranteed break-before-make ? ttl, cmos compatible applications ? battery powered, handheld, and portable equipment ? communications systems -radios - telecom infrastructure - adsl, vdsl modems ? test equipment - medical ultrasound - magnetic resonance image - ct and pet scanners (mri) -ate - electrocardiograph ? audio and video signal routing ? various circuits - +3v/+5v dacs and adcs - sample and hold circuits - operational amplifier gain switching networks - high frequency analog switching - high speed multiplexing - integrator reset circuits table 1. features at a glance configuration diff 4:1 mux 5v r on 39 5v t on /t off 32ns/18ns 12v r on 32 12v t on /t off 23ns/15ns 5v r on 65 5v t on /t off 43ns/20ns 3.3v r on 125 3.3v t on /t off 70ns/32ns package 16 ld tssop data sheet may 6, 2009 caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. copyright intersil americas inc. 2005, 2006, 2009. all rights reserved all other trademarks mentioned are the property of their respective owners.
2 fn6213.3 may 6, 2009 pinout isl84582 (16 ld tssop) top view 14 15 16 9 13 12 11 10 1 2 3 4 5 7 6 8 b0 b1 com b b3 b2 inh gnd v- v+ a2 com a a0 a3 addb adda a1 logic truth table isl84582 inh addb adda switch on 1xx none 0 0 0 a0, b0 0 0 1 a1, b1 0 1 0 a2, b2 0 1 1 a3, b3 note: logic ?0? 0.8v. logic ?1? 2.4v, with v+ between 3v and 10v. x = don?t care. ordering information part number (note) part marking temp. range (c) package (pb-free) pkg. dwg. # isl84582ivz 84582 ivz -40 to +85 16 ld tssop m16.173 ISL84582IVZ-T* 84582 ivz -40 to +85 16 ld tssop tape and reel m16.173 *please refer to tb347 for detai ls on reel specifications. note: these intersil pb-free pl astic packaged products employ special pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is rohs compliant and compatible with both snpb and pb-free soldering operations). intersil pb-f ree products are msl classified at pb-free peak reflow temperatures that meet or exceed the pb-free requirements of ipc/jedec j std-020. pin descriptions pin function v+ positive power supply pin v- negative power supply pin. connect to gnd for single supply configurations. gnd ground connection inh digital control input. connect to gnd for normal operation. connect to v+ to turn all switches off. comx analog mux common pin ax, bx analog mux signal pin addx address input pin isl84582
3 fn6213.3 may 6, 2009 absolute maximum rati ngs thermal information v+ to v- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 15v v+ to gnd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 15v v- to gnd. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -15 to 0.3v input voltages inh, no, nc, add (note 1) . . . . . . . . . . . . . -0.3 to ((v+) + 0.3v) output voltages com (note 1) . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to ((v+) + 0.3v) continuous current (any terminal) . . . . . . . . . . . . . . . . . . . . 30ma peak current no, nc, or com (pulsed 1ms, 10% duty cycle, max) . . . . . . . . . . . . . . . . 100ma esd rating human body model (per mil-std-883, method 3015.7) . . . >2kv thermal resistance (typical, note 2) ja (c/w) 16 ld tssop package . . . . . . . . . . . . . . . . . . . . . . 150 maximum junction temperature (plastic package). . . . . . . . +150c maximum storage temperature range . . . . . . . . . . . -65c to +150c pb-free reflow profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/pb-freereflow.asp operating conditions temperature range . . . . . . . . . . . . . . . . . . . . . . . . . -40c to +85c caution: do not operate at or near the maximum ratings listed fo r extended periods of time. exposure to such conditions may adv ersely impact product reliability and result in failures not covered by warranty. notes: 1. signals on nc, no, com, add, inh exceeding v+ or v- are clamped by internal diodes. limit forward diode current to maximum cu rrent ratings. 2. ja is measured with the component mounted on a low effective therma l conductivity test board in free air. see tech brief tb379 fo r details. electrical specifications: 5v supply test conditions: v supply = 4.5v to 5.5v, gnd = 0v, v inh = 2.4v, v inl = 0.8v (note 3), unless otherwise specified parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units analog switch characteristics analog signal range, v analog (note 9) full v- - v+ v on-resistance, r on v s = 4.5v, i com = 2ma, v no or v nc = 3v, (see figure 5) 25 - 44 60 full - - 80 r on matching between channels, r on v s = 4.5v, i com = 2ma, v no or v nc = 3v, (note 5) 25 - 1.3 4 full - - 6 r on flatness, r flat(on) v s = 4.5v, i com = 2ma, v no or v nc = 3v, 0.1v, (note 6) 25 - 7.5 9 full - - 12 no or nc off leakage current, i no(off) or i nc(off) v s = 5.5v, v com = 4.5v, v no or v nc = + 4.5v, (note 7) 25 - 0.02 - na full - 0.2 - na com off leakage current, i com(off) v s = 5.5v, v com = 4.5v, v no or v nc = + 4.5v, (note 7) 25 - 0.02 - na full - 0.2 - na com on leakage current, i com(on) v s = 5.5v, v com = v no or v nc = 4.5v, (note 7) 25 - 0.02 - na full - 0.2 - na digital input characteristics input voltage high, v inhh , v addh full 2.4 - - v input voltage low, v inhl , v addl full - - 0.8 v input current, i addh , i addl, i inhh, i inhl v s = 5.5v, v inh , v add = 0v or v+, (note 9) full -0.5 0.03 0.5 a dynamic characteristics inhibit turn-on time, t on v s = 4.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3 (see figure 1, note 9) 25 - 35 50 ns full - - 60 ns inhibit turn-off time, t off v s = 4.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3 (see figure 1, note 9) 25 - 22 35 ns full - - 40 ns address transition time, t trans v s = 4.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3 (see figure 1, note 9) 25 - 43 60 ns full - - 70 ns isl84582
4 fn6213.3 may 6, 2009 break-before-make time, t bbm v s = 5.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 3, note 9) full 2 7 - ns charge injection, q c l = 1.0nf, v g = 0v, r g = 0 (see figure 2, note 9) 25 - 0.3 1 pc no/nc off capacitance, c off f = 1mhz, v no or v nc = v com = 0v (see figure 7) 25 - 3 - pf com off capacitance, c off f = 1mhz, v no or v nc = v com = 0v (see figure 7) 25 - 12 - pf com on capacitance, c com(on) f = 1mhz, v no or v nc = v com = 0v (see figure 7) 25 - 18 - pf off-isolation r l = 50 , c l = 15pf, f = 100khz, v nox = 1v rms (see figures 4, 6 and 19) 25 - 92 - db crosstalk, (note 8) 25 - 110 - db all hostile crosstalk, (note 8) 25 - -105 - db power supply characteristics power supply range full 4.5 - 5.5 v positive supply current, i+ v s = 5.5v, v inh , v add = 0v or v+, switch on or off, (note 9) full -1 - 1 a negative supply current, i- full -1 - 1 a electrical specifications: 12v supply test conditions: v+ = +10.8v to +13.2v, gnd = 0v, v inh = 4v, v inl = 0.8v (note 3), unless otherwise specified. parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units analog switch characteristics analog signal range, v analog (note 9) full 0 - v+ v on-resistance, r on v+ = 10.8v, i com = 1.0ma, v no or v nc = 9v, (see figure 5) 25 - 37 45 full - - 55 r on matching between channels, r on v+ = 10.8v, i com = 1.0ma, v no or v nc = 9v, (note 5) full - 1.2 2 r on flatness, r flat(on) v+ = 10.8v, i com = 1.0ma, v no or v nc = 3v, 6v, 9v, (note 6) full - 5 - no or nc off leakage current, i no(off) or i nc(off) v+ = 13.2v, v com = 1v, 12v, v no or v nc = 12v, 1v, (note 7) 25 - 0.02 - na full - 0.2 - na com off leakage current, i com(off) v+ = 13.2v, v com = 12v, 1v, v no or v nc = 1v, 12v, (note 7) 25 - 0.02 - na full - 0.2 - na com on leakage current, i com(on) v+ = 13.2v, v com = 1v, 12v, v no or v nc = 1v, 12v, or floating, (note 7) 25 - 0.02 - na full - 0.2 - na digital input characteristics input voltage high, v inhh , v addh full 3.7 - - v input voltage low, v inhl , v addl full - - 0.8 v input current, i addh , i addl, i inhh, i inhl v+ = 13.2v, v inh , v add = 0v or v+ full -0.5 - 0.5 a electrical specifications: 5v supply test conditions: v supply = 4.5v to 5.5v, gnd = 0v, v inh = 2.4v, v inl = 0.8v (note 3), unless otherwise specified (continued) parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units isl84582
5 fn6213.3 may 6, 2009 dynamic characteristics inhibit turn-on time, t on v+ = 10.8v, v no or v nc = 10v, r l = 300 , c l = 35pf, v in = 0 to 4, (see figure 1, note 9) 25 - 24 40 ns full - - 45 ns inhibit turn-off time, t off v+ = 10.8v, v no or v nc = 10v, r l = 300 , c l = 35pf, v in = 0 to 4, (see figure 1, note 9) 25 - 15 30 ns full - - 35 ns address transition time, t trans v+ = 10.8v, v no or v nc = 10v, r l = 300 , c l = 35pf, v in = 0 to 4, (see figure 1, note 9) 25 - 27 50 ns full - - 55 ns break-before-make time delay, t d v+ = 13.2v, r l = 300 , c l = 35pf, v no or v nc = 10v, v in = 0 to 4, (see figure 3, note 9) full 2 5 - ns charge injection, q c l = 1.0nf, v g = 0v, r g = 0 , (see figure 2, note 9) 25 - 2.7 5 pc off-isolation r l = 50 , c l = 15pf, f = 100khz, (see figure 4, 6 and 19) 25 - 92 - db crosstalk, (note 8) 25 - 110 - db all hostile crosstalk, (note 8) 25 - -105 - db no or nc off capacitance, c off f = 1mhz, v no or v nc = v com = 0v, (see figure 7) 25 - 3 - pf com off capacitance, c com(off) f = 1mhz, v no or v nc = v com = 0v, (see figure 7) 25 - 12 - pf com on capacitance, c com(on) f = 1mhz, v no or v nc = v com = 0v, (see figure 7) 25 - 18 - pf power supply characteristics power supply range full 10.8 - 13.2 v positive supply current, i+ v+ = 13.2v, v inh , v add = 0v or v+, all channels on or off (note 9) full -1 - 1 a electrical specifications: 5v supply test conditions: v+ = +4.5v to +5.5v, v- = gnd = 0v, v inh = 2.4v, v inl = 0.8v (note 3), unless otherwise specified. parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units analog switch characteristics analog signal range, v analog (note 9) full 0 - v+ v on-resistance, r on v+ = 4.5v, i com = 1.0ma, v no or v nc = 3.5v, (see figure 5) 25 - 81 100 full - - 120 r on matching between channels, r on v+ = 4.5v, i com = 1.0ma, v no or v nc = 3v, (note 5) 25 - 2.2 4 full - - 6 r on flatness, r flat(on) v+ = 4.5v, i com = 1.0ma, v no or v nc = 1v, 2v, 3v, (note 6) full - 11.5 - digital input characteristics input voltage high, v inhh , v addh full 2.4 - - v input voltage low, v inhl , v addl full - - 0.8 v input current, i addh , i addl, i inhh, i inhl v+ = 5.5v, v inh , v add = 0v or v+, (note 9) full -0.5 - 0.5 a electrical specifications: 12v supply test conditions: v+ = +10.8v to +13.2v, gnd = 0v, v inh = 4v, v inl = 0.8v (note 3), unless otherwise specified. (continued) parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units isl84582
6 fn6213.3 may 6, 2009 dynamic characteristics inhibit turn-on time, t on v+ = 4.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 1, note 9) 25 - 43 60 ns full - - 70 ns inhibit turn-off time, t off v+ = 4.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 1, note 9) 25 - 20 35 ns full - - 40 ns address transition time, t trans v+ = 4.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 1, note 9) 25 - 51 70 ns full - - 85 ns break-before-make time, t bbm v+ = 5.5v, v no or v nc = 3v, r l = 300 , c l = 35pf, v in = 0 to 3v, (see figure 3, note 9) full 2 9 - ns charge injection, q c l = 1.0nf, v g = 0v, r g = 0 , (see figure 2, note 9) 25 - 0.6 1.5 pc off-isolation r l = 50 , c l = 15pf, f = 100khz, v nox = 1v rms (see figures 4, 6 and 19) 25 - 92 - db crosstalk, (note 8) 25 - 110 - db all hostile crosstalk, (note 8) 25 - -105 - db power supply characteristics power supply range full 4.5 - 5.5 v positive supply current, i+ v+ = 5.5v, v- = 0v, v inh , v add = 0v or v+, switch on or off, (note 9) full -1 - 1 a electrical specifications: 3.3v supply test conditions: v+ = +3v to +3.6v, v- = gnd = 0v, v inh = 2.4v, v inl = 0.8v (note 3) unless otherwise specified. parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units analog switch characteristics analog signal range, v analog (note 9) full 0 - v+ v on-resistance, r on v+ = 3.0v, i com = 1.0ma, v no or v nc = 1.5v (see figure 5) 25 - 175 180 full - - 200 r on matching between channels, r on v+ = 3.0v, i com = 1.0ma, v no or v nc = 1.5v, (note 5) 25 - 3.4 8 full - - 10 r on flatness, r flat(on) v+ = 3.0v, i com = 1.0ma, v no or v nc = 0.5v, 1v, 2v, (note 6) full - 55 - digital input characteristics input voltage high, v inhh , v addh full 2.4 - - v input voltage low, v inhl , v addl full - - 0.8 v input current, i addh , i addl, i inhh, i inhl v+ = 3.6v, v inh , v add = 0v or v+, (note 9) full -0.5 - 0.5 a dynamic characteristics inhibit turn-on time, t on v+ = 3.0v, v no or v nc = 1.5v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 1, note 9) 25 - 82 100 ns full - - 120 ns inhibit turn-off time, t off v+ = 3.0v, v no or v nc = 1.5v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 1, note 9) 25 - 37 50 ns full - - 60 ns address transition time, t trans v+ = 3.0v, v no or v nc = 1.5v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 1, note 9) 25 - 96 120 ns full - - 145 ns electrical specifications: 5v supply test conditions: v+ = +4.5v to +5.5v, v- = gnd = 0v, v inh = 2.4v, v inl = 0.8v (note 3), unless otherwise specified. (continued) parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units isl84582
7 fn6213.3 may 6, 2009 break-before-make time, t bbm v+ = 3.6v, v no or v nc = 1.5v, r l = 300 , c l = 35pf, v in = 0 to 3v (see figure 3, note 9) full 3 13 - ns charge injection, q c l = 1.0nf, v g = 0v, r g = 0 , (see figure 2, note 9) 25 - 0.3 1 pc off-isolation r l = 50 , c l = 15pf, f = 100khz, v no or v nc = 1v rms (see figures 4, 6 and 19) 25 - 92 - db crosstalk, (note 8) 25 - 110 - db all hostile crosstalk, (note 8) 25 - -105 - db power supply characteristics power supply range full 3.0 - 3.6 v positive supply current, i+ v+ = 3.6v, v- = 0v, v inh , v add = 0v or v+, switch on or off, (note 9) full -1 - 1 a notes: 3. v in = input logic voltage to configure the device in a given state. 4. the algebraic convention, whereby the most negative value is a minimum and the most pos itive a maximum, is used in this data sheet. 5. r on = r on (max) - r on (min). 6. flatness is defined as the difference between maximum and minimum value of on-resi stance over the specified analog signal ran ge. 7. leakage parameter is 100% tested at high temp, and guaranteed by correlation at +25c. 8. between any two switches. 9. limits established by characteri zation and are not production tested. 10. parameters with min and/or max limits are 100% tested at +25 c, unless otherwise specified. te mperature limits established b y characterization and are not production tested. test circuits and waveforms logic input waveform is inverted for switches that have the opposite logic sense. figure 1a. inhibit t on /t off measurement points repeat test for other switches. c l includes fixture and stray capacitance. figure 1b. inhibit t on /t off test circuit electrical specifications: 3.3v supply test conditions: v+ = +3v to +3.6v, v- = gnd = 0v, v inh = 2.4v, v inl = 0.8v (note 3) unless otherwise specified. (continued) parameter test conditions temp (c) min (notes 4, 10) typ max (notes 4, 10) units 50% t r < 20ns t f < 20ns t on 3v 0v t off logic input switch output 90% 0v 90% v out vno0 v out v (no or nc) r l r l r on () + ---------------------------- = logic input v out r l com x no0 x inh 300 35pf gnd v- c no1 x -no3 x c l v+ adda-b c v+ c isl84582 isl84582
8 fn6213.3 may 6, 2009 logic input waveform is inverted for switches that have the opposite logic sense. figure 1c. address t trans measurement points repeat test for other switches. c l includes fixture and stray capacitance. figure 1d. address t trans test circuit figure 1. switching times figure 2a. q measurement points figure 2b. q test circuit figure 2. charge injection figure 3a. t bbm measurement points repeat test for other switches. c l includes fixture and stray capacitance. figure 3b. t bbm test circuit figure 3. break-before-make time test circuits and waveforms (continued) 50% t r < 20ns t f < 20ns t trans 90% 3v vno x 0v t trans logic input switch output 10% v out 0v vno0 v out v (no or nc) r l r l r on + ----------------------- - = logic input v out r l com x no0 x adda-b 300 35pf gnd no1 x - no2 x c l v+ en c v- c v+ c no3 x v- c isl84582 v out v out off on off q = v out x c l switch output logic input 3v 0v c l v out r g v g gnd com no or nc logic input inh addx v- c v+ c repeat test for other switches. 1nf 0 80% 3v 0v t bbm logic input switch output 0v v out t r < 20ns t f < 20ns logic input adda-b com x r l c l v out 35pf 300 no0 x -no3 x gnd v+ c v- c v+ c inh isl84582 isl84582
9 fn6213.3 may 6, 2009 figure 4. off-isolation test circuit figure 5. r on test circuit figure 6. crosstalk test circuit figure 7. capacitance test circuit test circuits and waveforms (continued) analyzer r l signal generator 0v or v+ no or nc com addx gnd inh 0v or v+ v- c v+ c 0v or v+ no or nc com addx gnd v nx v 1 r on = v 1 /1ma 1ma v- c v+ c inh 0v or v+ analyzer no a or nc a signal generator r l gnd addx 50 nc com b no b or nc b v- c v+ c com a inh isl84582 gnd no or nc com addx impedance analyzer 0v or v+ v- c v+ c inh isl84582
10 fn6213.3 may 6, 2009 detailed description the isl84582 multiplexer offers precise switching capability from a bipolar 2v to 6v or a single 2v to 12v supply with low on-resistance (39 ) and high speed operation (t on =38ns, t off = 19ns) with dual 5v supplies. the device is especially well suited to portable battery-powered equipment thanks to the low operating supply voltage (2v), low power consumption (3w), lo w leakage currents (0.2na). high frequency applications also benefit from the wide bandwidth, and the very high off-isolation and crosstalk rejection. supply sequencing and overvoltage protection with any cmos device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the ic. all i/o pins contain esd protection diodes from the pin to v+ and to v- (see figure 8). to prevent forward biasing these diodes, v+ and v- must be applied before any input signals, and input signal voltages must remain between v+ and v-. if these conditions cannot be guaranteed, then one of the following two protection methods should be employed. logic inputs can easily be protected by adding a 1k resistor in series with the input (see figure 8). the resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation. this method is not applicable for the signal path inputs. adding a series resistor to the switch input defeats the purpose of using a low r on switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see figure 8). these additional diodes limit the analog signal from 1v below v+ to 1v above v-. the low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages. power-supply considerations the isl84582 construction is ty pical of most cmos analog switches, in that they have three supply pins: v+, v-, and gnd. v+ and v- drive the internal cmos switches and set their analog voltage limits, so there are no connections between the analog signal path and gnd. unlike switches with a 13v absolute maximum voltage, the isl84582 15v absolute maximum voltage provides plenty of room for the 10% tolerance of 12v supplies (6v or 12v single supply), as well as room for overshoot and noise spikes. the isl84582 performs equally well when operated with bipolar or single voltage supplies. the minimum recommended supply voltage is 2v or 2v. it is important to note that the input signal range, switching times, and on- resistance degrade at lower supply voltages. refer to the ?electrical specification? tables beginning on page 5 and ?typical performance curves? beginning on page 11 for details. v+ and gnd power the internal logic (thus setting the digital switching point) and level shifters. the level shifters convert the logic levels to switched v+ and v- signals to drive the analog switch gate terminals. logic-level thresholds v+ and gnd power the internal logic stages, so v- has no affect on logic thresholds. this isl84582 is ttl compatible (0.8v and 2.4v) over a v+ supply range of 2.7v to 10v. at 12v the v ih level is about 3.3v. this is still below the cmos guaranteed high output minimum level of 4v, but noise margin is reduced. for best results with a 12v supply, use a logic family that provides a v oh greater than 4v. the digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. driving the digital input signals from gnd to v+ with a fast transition time minimizes power dissipation. high-frequency performance in 50 systems, signal response is reasonably flat even past 100mhz (see figures 17 and 18). figures 17 and 18 also illustrates that the frequency response is very consistent over varying analog signal levels. an off switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feed through from a switch?s input to its output. off-isolation is the resistance to this feed-through, while crosstalk indicates the amount of feed through from one switch to another. figure 19 details the high off-isolation and crosstalk rejection provided by this family. at 10 mhz, off-isolation is about 55db in 50 systems, decreasing app roximately 20db per decade as frequency increases. higher load impedances decrease off-isolation and crosstalk rejection due to the voltage divider action of the switch off impedance and the load impedance. figure 8. input overvoltage protection v com v no or nc optional protection v+ logic diode optional protection diode optional protection resistor for logic inputs 1k v- isl84582
11 fn6213.3 may 6, 2009 leakage considerations reverse esd protection diodes are internally connected between each analog-signal pin and both v+ and v-. one of these diodes conducts if any analog signal exceeds v+ or v-. virtually all the analog leakage current comes from the esd diodes to v+ or v-. although the esd diodes on a given signal pin are identical and t herefore fairly well balanced, they are reverse biased differently. each is biased by either v+ or v- and the analog signal. this means their leakages will vary as the signal varies. the difference in the two diode leakages to the v+ and v- pins constitutes the analog-signal-path leakage current. all analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. this is why both sides of a given sw itch can show leakage currents of the same or opposite polarity. there is no connection between the analog signal paths and gnd. typical performance curves t a = +25c, unless otherwise specified. figure 9. on-resistance vs supply voltage figure 10. on-resistance vs switch voltage figure 11. on-resistance vs switch voltage figure 12. on-resistance vs switch voltage 30 40 50 60 70 100 200 300 400 -40c +85c v- = 0v r on ( ) v+ (v) 4 6 8 10 12 357911 2 0 20 v com = (v+) - 1v i com = 1ma v- = -5v +25c -40c +85c +25c 20 30 40 50 60 30 40 50 60 70 80 90 50 60 70 80 90 100 110 120 r on ( ) v com (v) -4 -2 0 2 4 -5 -3 -1 1 3 5 v s = 5v i com = 1ma v s = 2v +25c +85c +25c -40c +85c -40c +25c -40c +85c v s = 3v 75 100 150 200 225 60 80 100 120 140 160 40 50 60 70 80 90 100 r on ( ) v com (v) 024 135 v+ = 2.7v v+ = 5v +25c -40c +85c i com = 1ma v- = 0v +25c -40c +85c v- = 0v +25c +85c -40c v- = 0v v+ = 3.3v 175 125 r on ( ) v com (v) 024681012 20 25 30 35 40 45 50 55 60 i com = 1ma -40c +85c +25c v+ = 12v v- = 0v isl84582
12 fn6213.3 may 6, 2009 figure 13. inhibit turn-on time vs supply voltage figure 14. inhibit turn-off time vs supply voltage figure 15. address trans time vs single supply voltage figure 16. address trans time vs dual supply voltage figure 17. frequency response figure 18. frequency response typical performance curves t a = +25c, unless otherwise specified. (continued) 0 100 200 300 400 500 0 50 100 150 200 250 t on (ns) v+ (v) 24681012 357911 -40c +85c v- = 0v v- = -5v v com = (v+) - 1v -40c +85c -40c +25c +25c +25c 0 50 100 150 200 0 20 40 60 80 100 t off (ns) v+ (v) 2 4 6 8 10 12 357911 -40c +85c v com = (v+) - 1v v- = 0v v- = -5v -40c +85c -40c +25c +25c +25c 24681012 35791113 v+ (v) +85c v- = 0v v com = (v+) - 1v -40c 0 50 100 150 200 250 300 t rans (ns) +25c v (v) 23456 v com = (v+) - 1v t rans (ns) 50 100 150 200 250 +85c -40c +25c 0 frequency (hz) 3 0 -3 normalized gain (db) 0 45 90 135 180 phase () 1m 10m 100m 600m v in = 0.2v p-p to 5v p-p gain phase v s = 5v r l = 50 frequency (hz) 3 0 -3 normalized gain (db) 0 45 90 135 180 phase () 1m 10m 100m 600m v in = 0.2v p-p to 4v p-p gain phase v s = 3v r l = 50 isl84582
13 fn6213.3 may 6, 2009 figure 19. crosstalk and off-isolation figure 20. charge injection vs switch voltage die characteristics substrate potential (powered up): gnd transistor count: isl84582: 193 process: si gate cmos typical performance curves t a = +25c, unless otherwise specified. (continued) frequency (hz) 1k 100k 1m 100m 500m 10k 10m -110 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 crosstalk (db) off-isolation (db) 110 10 20 30 40 50 60 70 80 90 100 isolation crosstalk r l = 50 v s = 2v to 5v v+ = 3v to 12v or all hostile crosstalk q (pc) v com (v) -5 0 5 10 12 -4 -3 -2 -1 0 1 2 3 -2.5 2.5 7.5 v s = 5v v+ = 5v v- = 0v v+ = 12v v- = 0v v+ = 3.3v v- = 0v isl84582
14 all intersil u.s. products are manufactured, asse mbled and tested utilizing iso9000 quality systems. intersil corporation?s quality certifications ca n be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corpor ation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com fn6213.3 may 6, 2009 isl84582 thin shrink small outlin e plastic packages (tssop) notes: 1. these package dimensions are wi thin allowable dimensions of jedec mo-153-ab, issue e. 2. dimensioning and tolerancing per ansi y14.5m - 1982. 3. dimension ?d? does not include mold flash, protrusions or gate burrs. mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. dimension ?e1? does not includ e interlead flash or protrusions. interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side. 5. the chamfer on the body is optional. if it is not present, a visual index feature must be located within the crosshatched area. 6. ?l? is the length of terminal for soldering to a substrate. 7. ?n? is the number of terminal positions. 8. terminal numbers are shown for reference only. 9. dimension ?b? does not include dambar protrusion. allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of ?b? dimension at maximum ma terial condition. minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch). 10. controlling dimension: millimeter. converted inch dimen- sions are not necessarily exact. (angles in degrees) index area e1 d n 123 -b- 0.10(0.004) c a m bs e -a- b m -c- a1 a seating plane 0.10(0.004) c e 0.25(0.010) b m m l 0.25 0.010 gauge plane a2 0.05(0.002) m16.173 16 lead thin shrink small outline plastic package symbol inches millimeters notes min max min max a - 0.043 - 1.10 - a1 0.002 0.006 0.05 0.15 - a2 0.033 0.037 0.85 0.95 - b 0.0075 0.012 0.19 0.30 9 c 0.0035 0.008 0.09 0.20 - d 0.193 0.201 4.90 5.10 3 e1 0.169 0.177 4.30 4.50 4 e 0.026 bsc 0.65 bsc - e 0.246 0.256 6.25 6.50 - l 0.020 0.028 0.50 0.70 6 n16 167 0 o 8 o 0 o 8 o - rev. 1 2/02

▲Up To Search▲

Price & Availability of ISL84582IVZ-T

	To Download ISL84582IVZ-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .